A Digital Electronic Correlator
نویسندگان
چکیده
منابع مشابه
A 2GHz Digital Filterbank Correlator
The combination of traditional polyphase filter architecture with a new multiplier-rich FPGA family provides the means to build wideband (GHz), flexible and high dynamic range filterbanks and FX correlators using a small number of commodity ICs. A 2GHz 4k-channel unit, serving as a prototype for next generation ATNF correlators and as an SKA demonstrator, is described. Polyphase Digital Filterb...
متن کاملDigital lag (XF) correlator theory
2 The theory of crossand auto-correlators 3 2.1 Cross correlators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2.2 Autocorrelators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2.3 Construction of a cross correlator using the prompt and delay elements of an autocorrelator . . . . . . . . . . . . . . . . . . . . . . . . . . . . ....
متن کاملThe Optical and Electronic Design of a Hybrid Digital/Optical Correlator System
The design of a digital-optical hybrid correlator is detailed. The optical Fourier transform lens design and mechanical lens housing are detailed as well as the video rate fast Fourier transform digital signal processing (DSP) hardware and overall electronic control. Example results using several different filters and modulation techniques are described.
متن کاملDigital correlation hologram implemented on optical correlator
A new kind of computer-generated hologram termed digital correlation hologram (DCH) has been developed and demonstrated with promising results. This hologram is composed of two separate sub-holograms. The reconstructed image is obtained as a result of a spatial correlation between the hologram's two parts. The DCH codes two complex functions which are generated by an iterative optimization proc...
متن کاملA Low Speed Digital Correlator Architecture Optimized For Resource Savings
In this paper we present a new implementation of correlation algorithm and its application in anti-collision radar system. Our architecture focuses on resource saving while reducing the processing speed as required by our application specifications. A scaled down prototype of the proposed architecture was first implemented, tested and verified. Then a full scale system was designed and implemen...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Proceedings of the IRE
سال: 1950
ISSN: 0096-8390
DOI: 10.1109/jrproc.1950.229809